


When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22


Cyber-Physical System



When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22

Cyber-Physical System




CONTEXT

- **Cyber-physical systems (CPS)** are convenient to exhibit the autonomy and intelligence of complex processes in safe mobility, giant scientific installations, smart manufacturing...
- **HPC** needs are added to **real-time** constraints and **non-functional** requirements, drastically increasing **programming efforts**.
- **OpenMP** is a de-facto standard for high-performance shared-memory systems with support for heterogeneity.
- The **tasking model** is a convenient mechanism to expose parallelism in a simple yet flexible manner.

When cyber-physical systems meet HPC: Productivity and dependability through OpenMP


Dr. Sara Royuela
WHPC ISC22



When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22

The TDG to match user needs with machine capabilities



When cyber-physical systems meet HPC: Productivity and dependability through OpenMP


Dr. Sara Royuela
WHPC ISC22

OBJECTIVES

Exploit the **task dependency graph** to:

- **Introduce parallelism** in domains newly requiring HPC capabilities, e.g., automotive, space, etc.
- **Boost productivity** of the **tasking model** in terms of performance, programmability and (performance) portability.
- Provide **safety guarantees / QoS**.
- Enhance the **interoperability** of OpenMP with target-specific programming models, e.g., CUDA, to exploit heterogeneity.

The TDG to match user needs with machine capabilities




When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22

Optimizations built on top of the TDG

Memory:

- ✓ *Memory bounding (heuristic based on TDG).*
- ✓ *Task data preallocation + lazy task creation.*



When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22


Optimizations built on top of the TDG

Memory:

- ✓ *Memory bounding (heuristic based on TDG).*
- ✓ *Task data preallocation + lazy task creation.*

Safety:

- ✓ *Correctness analysis (race conditions, data-sharing/dependencies consistency,...).*
- ✓ *Timing/schedulability analysis.*
- ✓ *Replication towards fault-tolerance.*




Optimizations built on top of the TDG

Memory:

- ✓ *Memory bounding (heuristic based on TDG).*
- ✓ *Task data preallocation + lazy task creation.*

Safety:

- ✓ *Correctness analysis (race conditions, data-sharing/dependencies consistency,...).*
- ✓ *Timing/schedulability analysis.*
- ✓ *Replication towards fault-tolerance.*



Performance:

- ✓ *Define-once-run-repeatedly execution model.*
- ✓ *Scheduling optimizations (e.g., data affinity, critical path, fixed/static scheduling).*
 - Data affinity, critical path,...
- ✓ *Iteroperability / Heterogeneity (FPGA/GPU):*
 - OpenMP TDG to CUDA graphs (GPU).
 - OpenMP TDG to FRED/DART (FPGA).

When cyber-physical systems meet HPC: Productivity and dependability through OpenMP

Dr. Sara Royuela
WHPC ISC22

Optimizations built on top of the TDG

Memory:

- ✓ *Memory bounding (heuristic based on TDG).*
- ✓ *Task data preallocation + lazy task creation.*

Safety:

- ✓ *Correctness analysis (race conditions, data-sharing/dependencies consistency,...).*
- ✓ *Timing/schedulability analysis.*
- ✓ *Replication towards fault-tolerance.*

Performance:

- ✓ *Define-once-run-repeatedly execution model.*
- ✓ *Scheduling optimizations (e.g., data affinity, critical path, fixed/static scheduling).*
 - Data affinity, critical path,...
- ✓ *Iteroperability / Heterogeneity (FPGA/GPU):*
 - OpenMP TDG to CUDA graphs (GPU).
 - OpenMP TDG to FRED/DART (FPGA).

